The goal of this thesis is the development of a programmable logic array pla that accepts multiple valued inputs and produces multiple valued outputs the pla is implemented in cmos and multiple levels are encoded as current it is programmed by choosing transistor geometries which control the current level at which the pla reacts to inputs. Design of multiple valued programmable logic arrays item preview remove circle share or embed this item embed embed for wordpresscom hosted blogs and archiveorg item description tags want more advanced embedding details examples and help . Internet archive bookreader design of multiple valued programmable logic arrays . A programmable logic arrays pla1s with decoders consists of three parts the fixed size decoders the and array and the or array basic problems on the designof plas with decoders are considered main subjects included are 1 the minimization of the and array it corresponds to the minimization of multiple valued logic function 2. Abstract shows a method of designing programmable logic arrays plas using multiple valued input two valued output functions mvitvofs a mvitvof is an extension of the two valued logic function an expression for a mvitvof directly represents a multiple output pla with decoders each product of the expression corresponds to each column of the pla so the number of products in the